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Abstract—Matrix multiplications between asymmetric bit-
width operands, especially between 8- and 4-bit operands are
likely to become a fundamental kernel of many important work-
loads including neural networks and machine learning. While
existing SIMD matrix multiplication instructions for symmetric
bit-width operands can support operands of mixed precision by
zero- or sign-extending the narrow operand to match the size of
the other operands, they cannot exploit the benefit of narrow
bit-width of one of the operands. We propose a new SIMD
matrix multiplication instruction that uses mixed precision on its
inputs (8- and 4-bit operands) and accumulates product values
into narrower 16-bit output accumulators, in turn allowing the
SIMD operation at 128-bit vector width to process a greater
number of data elements per instruction to improve processing
throughput and memory bandwidth utilization without increasing
the register read- and write-port bandwidth in CPUs. The pro-
posed asymmetric-operand-size SIMD instruction offers 2× im-
provement in throughput of matrix multiplication in comparison
to throughput obtained using existing symmetric-operand-size
instructions while causing negligible (0.05%) overflow from 16-bit
accumulators for representative machine learning workloads. The
asymmetric-operand-size instruction not only can improve matrix
multiplication throughput in CPUs, but also can be effective to
support multiply-and-accumulate (MAC) operation between 8-
and 4-bit operands in state-of-the-art DNN hardware accelerators
(e.g., systolic array microarchitecture in Google TPU, etc.) and
offer similar improvement in matrix multiply performance seam-
lessly without violating the various implementation constraints.
We demonstrate how a systolic array architecture designed for
symmetric-operand-size instructions could be modified to support
an asymmetric-operand-sized instruction.
Index Terms - Convolutional Neural Networks, Inference,
Matrix Multiplication, Hardware Accelerators, GEMM, Systolic
Array
I. INTRODUCTION
Use of deeper and wider convolutional neural networks
(CNNs) has led to impressive predictive performance in many
machine learning applications, such as image classification,
object detection, semantic segmentation, etc. However, the
large model size and associated computational inefficiency of
these deep neural networks often make it impossible to run
many realtime machine learning tasks on resource-constrained
mobile and embedded devices, such as smartphones, AR/VR
devices, etc. One particularly effective approach has been the
use of model quantization to enable this size and compu-
tation compression of CNN models. Quantization of model
parameters to sub-byte values (i.e. numerical precision of ≤ 8
bits), especially to 4-bits has shown minimal loss in predictive
performance across a range of representative networks and
datasets in recent works. As a result, some heavily quantized
machine learning models may use kernel weights which have
fewer bits than the corresponding activations which they are to
be multiplied with. For example, there is an increasing interest
in using 4-bit weights and 8-bit activations, which means
that matrix multiplications between 4-bit weights and 8-bit
activations are likely to become a fundamental kernel of many
important workloads including neural networks and machine
learning, although such multiplications may also be useful for
other purposes. This is evident by the increasing interest and
successful development of a large number of novel machine
learning and linear algebra techniques [1], [2], [10], [11], [18]
to preserve the predictive performance of deep neural networks
with 4-bit weights and 8-bit activations in recent years.
However, in 4-bit-weight networks, the weights are encoded
by 4 bits, while the activation matrices are represented by more
bits (e.g., 8 bits in this example, although other examples could
have larger activations). This creates a read width imbalance
between 4-bit weights, 8-bit activations and outputs (accumu-
lators) compared to previous technology. Ideally, we would
like to sustain matched vector width of read and write operands
while exploiting 4-bit weights for the best performance. In
other words, we would like to utilize the full bandwidth of
read and write ports while exploiting 4-bit weights for the
best performance.
While existing instructions with a same operand size in both
first and second operands already would support application
to operations involving narrower data values for the second
operand, they will not be able to exploit the narrower bit-width
of the second operand for improving the MAC throughput of
matrix multiply operation.
In contrast, by implementing an asymmetric-operand-size
matrix multiplication instruction (or other similar operations)
using 4-bit instead of 8-bit encoding for the weight matrix,
twice as many values can be accessed for the same number of
bits this is by design and an intended consequence in order to
get a speedup. Subsequently, part of the matrix multiplication
hardware can be reused to do twice as many multiplies of
narrower width, and the matrix architecture based on the
narrower argument can be twice as wide to use all the bits
available. While this improves the MAC throughput of the
SIMD asymmetric-operand-size matrix multiply operation at
128-bit vector width by 2×, the accumulation of product be-
tween 8- and 4-bit operands into 32-bit accumulators doubles
the register read- and write-port bandwidth requirement of
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the output matrix owing to larger accumulator matrix. This is
overcome by accumulating products into 16-bit accumulators.
While this reduces the number of spare digits for carries,
in practice for many common workloads (e.g., representative
deep neural networks) overflows still do not occur often and
so the concerns about overflows from 16-bit accumulators
occurring too often are misplaced.
To summarize, we make the following contributions.
• To the best of our knowledge, this is the first work
to propose a SIMD matrix multiply operation between
asymmetric bit-width operands that offers 2× increase
in MAC throughput without violating the register vec-
tor width requirements in CPUs while observing neg-
ligible (0.05%) overflow from 16-bit accumulators for
ResNet18-like architectures on ImageNet dataset.
• This SIMD instruction addresses the challenges created
by mismatch between the read bandwidth (vector width)
of 4-bit weights, 8-bit activations, and write bandwidth
of 16-bit accumulators.
• The asymmetric-operand-size matrix multiply operation
can be seamlessly integrated into a DNN accelerator
(e.g., systolic array in Google TPUs, etc.) designed
for symmetric-operand-size operation to achieve 2× im-
provement in MAC throughput without violating the
associated implementation constraints (e.g., the size of
operand buffers and accumulator buffers).
II. BACKGROUND AND RELATED WORK
In recent years, numerous research efforts have been devoted
to quantizing neural network architectures to sub-byte values
while preserving the accuracy of full-precision model [2]–[6],
[10], [11], [13], [17]–[21]. Furthermore, several approaches
were proposed on developing compressed neural networks
through the use of weight pruning [7], tensor decomposi-
tion [8], [14]–[16], compact network architecture design, etc.
Learning quantization for numerical precision of 4-bits has
been shown to be effective in recent works [1], [2], [10],
[11], [18], in turn creating demand for efficient execution
of matrix multiplication kernel between 4-bit weights and
8-bit activations on existing CPUs and DNN hardware ac-
celerators. However, the mismatch between read bandwidth
of 4-bit weights, 8-bit activations, and write bandwidth of
accumulators poses major obstacles in implementing such an
instruction for matrix multiplication hardware in CPUs and
DNN hardware accelerators. The use of existing instructions
(that execute MAC operations between symmetric bit-width
operands) to perform such matrix multiplication between
asymmetric bit-width operands will not be able to fully exploit
the benefit of 4-bit weight quantization. On the other hand,
failure to match the vector width of weights, activations,
and accumulators by a matrix multiply instruction will either
under-utilize expensive CPU resources (e.g., register file port
bandwidth, etc.) or require significant increase in the DNN
hardware accelerator resident SRAM resources (e.g., size of
accumulator buffers, etc.) to realize any throughput benefit
from 4-bit quantization. None of the recent works on 4-
bit model quantization reports performance benefit on either
existing CPUs or hardware accelerators.
III. OVERVIEW OF MATRIX MULTIPLICATION BETWEEN
SYMMETRIC BIT-WIDTH OPERANDS
Traditionally, the kernel weights would have the same
number of bits as the corresponding activations which they
are to be multiplied with. For example, it may be common for
each activation value and kernel weight to comprise 32 bits,
16 bits or 8 bits, with identical sizes for the activation and
kernel values.
Figure 1 shows an example of implementing this matrix
processing using a symmetric-operand-size matrix multipli-
cation instruction which acts on first and second operands
with identical data element sizes. In this example, the input
activations and weights both comprise 8 bits, so the result of
any single multiplication operation on two 8-bit values will be
16-bits wide, and as machine learning processing requires the
products of two or more different pairs of activations/weights
to be added together (and possibly accumulated with previous
elements calculated by earlier instructions), then to avoid loss
of accuracy due to overflow, the 16-bit results are typically
accumulated into 32-bit elements in the result matrix C.
This means in a vector architecture for a same-element-size
implementation the input-to-output width ratio of 4 : 1 works
well.
Furthermore, an additional source of performance improve-
ment is matrix element reuse. Typically tiling (blocking) is
used in software but can also be applied at an instruction
level as well as seen in the proposed matrix multiplication
instruction (demonstrated in Figure 1) by packing 2D matrices
in vector registers. As shown in Figure 1, the registers can
be loaded with a larger number of data elements than can
be processed by a single instruction, so that the elements
loaded by a single set of load operations can be reused across
multiple instructions in different combinations. The portions
of the activation and weight matrices indicated using the box
in Figure 1 represent the portions processed by a single matrix
multiplication instruction (e.g. each portion corresponds to a
sub-matrix of 2 × 8 elements of the 4 × 16-element matrix
structure loaded into the registers), and the matrix multipli-
cation instruction generates a 2 × 2 output cell within the
output matrix C (each element of the 2 × 2 cell comprising
a 32-bit element). The output of one instance of the matrix
multiplication instruction only generates a partial value for that
output cell in this case corresponding to the multiplication of
Atop and Btop shown in Figure 1. The final value for the output
cell is computed across multiple matrix MAC instructions by
adding the results of corresponding elements derived from
matrix multiplications of Atop × Btop, Atop × Bbottom,
Abottom × Btop and Abottom × Bbottom. The other output
cells within the output matrix C can then be performed through
similar calculations using different pairs of rows and columns
from the loaded activation and weight matrix structures. By
reusing the same set of inputs for multiple instructions, this
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Fig. 1. The 2 × 2 output cells are partially computed through reuse via
Atop×Btop, Atop×Bbottom, Abottom×Btop, Abottom×Bbottom, improv-
ing the overall load-to-compute ratio. In this example, 8 steps are required to
fully compute C.
can improve the overall load-to-compute ratio compared to an
approach where separate load operations are required to load
the operands for each individual instruction.
IV. MATRIX MULTIPLICATION BETWEEN ASYMMETRIC
BIT-WIDTH OPERANDS
If a quantized neural network with 4-bit weights is executed
using symmetric-operand-size matrix multiplication instruc-
tions similar to those shown in Figure 1, then the 4-bit weights
stored in memory could be loaded into a number of 8-bit
elements within the B operand registers, with each 4-bit weight
value from memory sign-extended or zero-extended to fill
the remaining 4 bits of each 8-bit element of the B operand
registers. This would mean that the 4-bit weights would not
be packed contiguously into the input registers but would be
dispersed into a number of non-contiguous 4-bit chunks with
gaps between them corresponding to the locations of the sign-
extension or zero-extension. Having extended the 4-bit weights
from memory into 8-bit elements, the matrix multiplication
could be performed in the same way as described above for
Figure 1 to generate four 32-bit output accumulator values
per instruction (based on the multiplication of 16 (2 × 8)
lanes of 8-bit activations and 16 (8×2) lanes of 8-bit weights
(expanded from the 4-bit weights in memory)). Hence, while
this approach would allow the storage overhead of storing the
weights in memory to be reduced compared to an approach
using 8-bit weights, the processing throughput cost would be
the same, as the number of elements processed per matrix
multiply instruction would still be the same as in Figure 1.
In contrast, by implementing an asymmetric-operand-size
matrix multiplication instruction using 4-bit elements instead
of 8-bit elements for the operand used for the weight matrix,
twice as many values can be accessed from memory per load
instruction this is by design and an intended consequence
in order to get a speedup. Subsequently, part of the matrix
multiplication hardware can be reused to do twice as many
multiplies of narrower width.
Figure 2 shows the proposed asymmetric-operand-size
matrix-matrix multiplication instruction processing 8- and 4-
bit operands. The second operand has data elements contigu-
ously packed into registers with a smaller data element size
than the data element size of the elements of the first operand.
The maximum possible result of any single multiplication
operation between 8- and 4-bit operands is 12-bits wide.
Due to the accumulative nature of a matrix multiplication
operation, these 12-bit results can be accumulated into a 16-bit
accumulator register. Furthermore, 4-bit weights can improve
the virtual bandwidth (vector width) of register file by storing
larger weight sub-matrices in the same limited-size register
file. For example, with 128-bit vector width shown in Figure 2,
the B input operand register corresponding to Btop that once
held a 8 × 2 sub-matrix of 8-bit elements can now hold a
8× 4 sub-matrix of 4-bit elements. Hence, in the example of
Figure 2 the first operand A comprises the same 2 × 8 sub-
matrix of 8-bit activations as is represented by the portion
Atop in Figure 1, but the second operand B comprises a
sub-matrix of 8 × 4 4-bit weights and so corresponds to
the top half of the matrix structure B shown in Figure 1
(rather than only comprising Btop). Hence the number of input
elements in the second operand B that can be processed in one
instruction is twice as many as in the symmetric-operand-size
instruction shown in Figure 1. Similarly, the portion of the
result matrix generated by an asymmetric-operand-size matrix
multiply operation shown in Figure 2 includes twice as many
elements as the portion generated by a symmetric-operand-
size operation shown in Figure 1. The instruction in Figure 2
generates a 2× 4 matrix of 16-bit result elements, instead of
generating a 2 × 2 matrix of 32-bit elements, but can still
use registers of the same size as Figure 1. Hence, while the
symmetric-operand-size matrix multiply instruction shown in
Figure 1 multiplies 8-bit activations by 8-bit weights to gen-
erate 32-bit output accumulators, the asymmetric-operand-size
instruction shown in Figure 2 multiplies 8-bit activations by
4-bit weights to generate 16-bit output accumulators instead.
This means that the asymmetric-operand-size instruction is
able to process twice as many inputs and generate twice as
many outputs per instruction as opposed to the symmetric-
operand-size instruction.
Another advantage is that as it is not necessary to zero-
extend or sign-extend the narrower weights stored in memory
when loading them into registers, which makes load processing
simpler, and also means that the full read or write port band-
width supported to match the register size used is available for
loading the 4-bit weights (rather than needing to artificially
limit the read or write bandwidth used for an individual load
instruction to half that represented by the register size to
allow for the zero-/sign-extension). Hence, support for this
instruction can speed up the processing of quantized machine
learning networks that use mixed precision on its inputs.
One potential challenge for widespread acceptance of an
instruction like this would be overflow violations in the
relatively narrow accumulators. While the matrix multiply
operation in Figure 1 uses 32-bit accumulators to accumulate
16-bit products resulting from multiplication of two 8-bit
operands, and so has 16 bits spare to accommodate carries
before any risk of overflow occurs, the asymmetric-operand-
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Fig. 2. Matrix-matrix multiplication between 8- and 4-bit values at 128-bit
vector width while accumulating into 16-bit output accumulators.
size operation in Figure 2 uses 16-bit accumulators instead to
accumulate 12-bit products, so there are only 4 bits spare for
accommodating carries before there is a risk of overflow. In
the worst case, only 32 12-bit products resulting from signed
multiplication of 8- and 4-bit values (+127 × −8 = −1016)
can be accumulated into a 16-bit (−32768 to 32767) register
before overflowing. While this would be fine for a single
instance of the instruction, typical use cases reuse a stationary
accumulator register over multiple instances of the instruction
within a loop.
V. EXPERIMENTS AND RESULTS
In order to observe the amount of overflow that happens in
practice while using 16-bit accumulators for performing matrix
multiplication between 8-bit activations and 4-bit weights in
our proposal, test data from the ImageNet dataset was fed
to the ResNet18 architecture where activations and weights
are quantized to 8-bit and 4-bit respectively. For 16-bit width
of accumulator, almost non-existent (0.05%) overflow (% of
accumulation operation causing overflow while generating
the output activations of each layer) is observed as shown
in Figure 3 and Table I. Figure 3 shows the percentage
of accumulation operations causing overflow observed while
using accumulators of different bit-widths for performing high
throughput matrix multiplication between 8-bit activations and
4-bit weights of the ResNet18 architecture. Table I shows
the overflow observed while using a 16-bit accumulator for
performing matrix multiplication between 8-bit activations and
4-bit weights. Table II shows the number of matrix MAC
operations (Cin×w×h) performed for generating each output
element of different layers of the ResNet18 architecture, where
Cin is the number of input channel values, and w and h are
the width and height of each kernel array.
Table I and Table II show that in practice overflow only hap-
pens in the largest of neural network layers (which are falling
out of favour compared to more efficient modern architectures)
where over 2000 multiplication results are accumulated into
each 16-bit accumulator result. This demonstrates that in the
common case overflow for 16-bit accumulators is very rare.
Hence, the matrix multiplication operation between asym-
metric bit-width operands proposed in this work is not ex-
pected to cause significant difficulties concerning the occur-
rence of overflow. If overflow detection is desired, making
the overflow sticky (in that the max negative or positive
value does not change once it is overflowed) can enable a
Fig. 3. Overflow (% of accumulation operation causing overflow) observed
while using accumulators of different bit-widths for performing high through-
put matrix multiplication between 8-bit activations and 4-bit weights of
ResNet18 architecture.
simple error detection routine as well by scanning the outputs
for any −MAX V ALUE and +MAX V ALUE results.
Additionally, since machine learning workloads are tolerant
to such numerical errors, in most use cases the sticky max
values can just be used directly in the next stage of compute
without any checking routine.
TABLE I
OVERFLOW (% OF ACCUMULATION OPERATION CAUSING OVERFLOW)
OBSERVED WHILE USING 16-BIT ACCUMULATOR FOR PERFORMING HIGH
THROUGHPUT MATRIX MULTIPLICATION BETWEEN 8-BIT ACTIVATIONS
AND 4-BIT WEIGHTS OF RESNET18 ARCHITECTURE.
ResNet18 Layers Overflow (%) using
16-bit accumulator
Convolution layer 2 0.0
Convolution layer 4 0.0
Convolution layer 7 0.0
Convolution layer 9 0.0
Convolution layer 12 0.001
Convolution layer 14 0.003
Convolution layer 17 0.061
Convolution layer 19 0.054
TABLE II
NUMBER OF MAC OPERATIONS PERFORMED FOR GENERATING EACH
OUTPUT ELEMENT (Cin × w × h) OF DIFFERENT LAYERS OF RESNET18
ARCHITECTURE.
ResNet18 Layers Cout Cin w h MAC operations
Convolution layer 2 64 64 3 3 576
Convolution layer 4 64 64 3 3 576
Convolution layer 7 128 128 3 3 1152
Convolution layer 9 128 128 3 3 1152
Convolution layer 12 256 256 3 3 2304
Convolution layer 14 256 256 3 3 2304
Convolution layer 17 512 512 3 3 4608
Convolution layer 19 512 512 3 3 4608
VI. SUITABILITY TO HARDWARE ACCELERATORS FOR
DEEP NEURAL NETWORKS
This section shows an example of how processing circuitry
designed for performing the MAC operations in state-of-the-art
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DNN hardware accelerators can be adapted to support the pro-
posed matrix multiplication instruction between asymmetric
bit-width operands. A convolutional operation in DNN layers
are typically implemented by lowering 2D convolution to
general matrix multiply (GEMM) kernels, which are typically
the runtime bottleneck when executed on CPUs, motivating
hardware acceleration. Spatial architectures are a class of
accelerators that can exploit high compute parallelism of
GEMM kernels using direct communication between an array
of relatively simple processing engines (PEs). The systolic ar-
ray (SA) is a coarse-grained spatial architecture for efficiently
accelerating GEMM. The SA consists of an array of MAC
processing elements (PEs), which communicate operands and
results using local register-to-register communication only,
which makes the array very efficient and easily scalable
without timing degradation. These advantages have led to their
deployment in commercial products, e.g., the Google Tensor
Processing Unit (TPU) [9].
The proposed matrix multiplication instruction at different
vector widths (e.g., 128-bit vector width, etc. as shown in the
examples above) will not only play a vital role in offering 2×
improvement in throughput of matrix multiplication involving
4-bit weights and 8-bit activations in future CPUs, but also
will be effective to support MAC operation between 8- and
4-bit operands in state-of-the-art DNN hardware accelerators
(e.g., TPU, etc.) and offer similar improvement in matrix
multiply performance seamlessly without violating the various
implementation constraints.
Figure 4 shows the structure of a SA widely deployed in
Google TPUs. It is designed for supporting multiplications
involving operands with equal element size. Each MAC oper-
ation in the SA requires two 8-bit operand registers. The 16-bit
products are collected into the 32-bit accumulator buffers. This
SA organization enables output-stationary dataflow, which
keeps the larger 32-bit accumulators in place and instead shifts
the smaller 8-bit operands.
Figure 5 shows how a MAC operation acting on 8-bit and
4-bit operands can be performed using a SA architecture. The
8-bit operand registers now can accommodate two 4-bit weight
values and a MAC unit now can perform two MACs between
8-bit and 4-bit operands values to generate two 12-bit prod-
ucts. The 12-bit products in turn are accumulated into 16-bit
accumulators, thus enabling the 32-bit accumulator buffer of
the SA of Figure 4 to be re-purposed for collecting two 16-bit
wide MAC output values. Thus the MAC operation between
8-bit and 4-bit operands generating 16-bit output values can be
seamlessly integrated into the SA matrix multiplication engine
to achieve 2× improvement in MAC throughput without
violating the implementation constraints around the size of
operand buffers and accumulator buffers. Similarly, a SA
architecture that enforces weight-stationary dataflow can easily
be extended to support the proposed matrix multiplication
operation involving asymmetric bit-width operands. Weight-
stationary dataflow keeps the smaller 8-bit weights in place
and shifts the larger 32-bit accumulator values.
Fig. 4. Conventional systolic array (SA) microarchitectures. Pipeline registers
connect adjacent PEs, with only local data movement.
Fig. 5. Systolic array (SA) microarchitectures, modified by extending each
scalar PE to perform two MAC operations between 8-bit activations and 4-bit
weights, while accumulating the product into 16-bit accumulator buffers.
VII. CONCLUSION AND FUTURE WORK
We propose a SIMD matrix multiplication operation to ob-
tain 2× increase in MAC throughput for asymmetric bit-width
operands without requiring either additional register read
and write ports in CPUs or larger operand and accumulator
buffers in DNN accelerators. The matrix multiply instruction
makes this possible by accumulating product values into 16-
bit accumulators as opposed to 32-bit accumulators used for
symmetric 8-bit operands. We observed negligible overflow
(0.05%) from 16- bit accumulators for the pre-trained ResNet-
18 model with 4-bit weights and 8-bit activations. A natural
next step is to explore the impact of this negligible overflow on
the accuracy of the pre-trained ResNet-18 model. We believe
this 0.05% overflow from narrower 16-bit accumulators can be
avoided via integrating the constraint on accumulator’s width
into the training procedure of the ResNet-18 model with 4-
bit weights. We leave this exploration for future work. In
future, we plan to explore the impact of 4-bit weights and 16-
bit accumulators on other highly optimized CNNs, especially
MobileNets. In addition, it will be interesting to see how
the theoretical gains reported here from asymmetric bit-width
operands translate into actual energy savings and runtime
speedups on DNN accelerator and CPU simulators [12].
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